Skip to content
When IOC state machine reset, release interrupt waiters before sending reset signal to FPGA."