Skip to content
GitLab
Explore
Sign in
Primary navigation
Search or go to…
Project
E
etherlabmaster
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Iterations
Wiki
Jira
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Snippets
Locked files
Build
Pipelines
Jobs
Pipeline schedules
Artifacts
Deploy
Releases
Package registry
Container Registry
Model registry
Operate
Environments
Terraform modules
Monitor
Incidents
Analyze
Value stream analytics
Contributor analytics
CI/CD analytics
Repository analytics
Code review analytics
Issue analytics
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
ICS Control System Infrastructure
etherlabmaster
Commits
9669f605
Commit
9669f605
authored
15 years ago
by
Florian Pose
Browse files
Options
Downloads
Patches
Plain Diff
Debugging output.
parent
d7f8212d
No related branches found
No related tags found
No related merge requests found
Changes
1
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
master/fsm_slave_config.c
+11
-1
11 additions, 1 deletion
master/fsm_slave_config.c
with
11 additions
and
1 deletion
master/fsm_slave_config.c
+
11
−
1
View file @
9669f605
...
@@ -1043,6 +1043,12 @@ void ec_fsm_slave_config_enter_dc_cycle(
...
@@ -1043,6 +1043,12 @@ void ec_fsm_slave_config_enter_dc_cycle(
slave
->
ring_position
);
slave
->
ring_position
);
}
}
if
(
slave
->
master
->
debug_level
)
EC_DBG
(
"Slave %u: Setting DC cycle times to %u / %u.
\n
"
,
slave
->
ring_position
,
config
->
dc_sync
[
0
].
cycle_time
,
config
->
dc_sync
[
1
].
cycle_time
);
// set DC cycle times
// set DC cycle times
ec_datagram_fpwr
(
datagram
,
slave
->
station_address
,
0x09A0
,
8
);
ec_datagram_fpwr
(
datagram
,
slave
->
station_address
,
0x09A0
,
8
);
EC_WRITE_U32
(
datagram
->
data
,
config
->
dc_sync
[
0
].
cycle_time
);
EC_WRITE_U32
(
datagram
->
data
,
config
->
dc_sync
[
0
].
cycle_time
);
...
@@ -1122,7 +1128,7 @@ void ec_fsm_slave_config_state_dc_cycle(
...
@@ -1122,7 +1128,7 @@ void ec_fsm_slave_config_state_dc_cycle(
start_time
=
start
;
start_time
=
start
;
}
else
{
}
else
{
EC_WARN
(
"No application time supplied. Cyclic start time will "
EC_WARN
(
"No application time supplied. Cyclic start time will "
"not be in phase for slave %u."
,
slave
->
ring_position
);
"not be in phase for slave %u.
\n
"
,
slave
->
ring_position
);
}
}
}
}
...
@@ -1173,6 +1179,10 @@ void ec_fsm_slave_config_state_dc_start(
...
@@ -1173,6 +1179,10 @@ void ec_fsm_slave_config_state_dc_start(
return
;
return
;
}
}
if
(
slave
->
master
->
debug_level
)
EC_DBG
(
"Slave %u: Setting DC AssignActivate to 0x%04x.
\n
"
,
slave
->
ring_position
,
config
->
dc_assign_activate
);
// assign sync unit to EtherCAT or PDI
// assign sync unit to EtherCAT or PDI
ec_datagram_fpwr
(
datagram
,
slave
->
station_address
,
0x0980
,
2
);
ec_datagram_fpwr
(
datagram
,
slave
->
station_address
,
0x0980
,
2
);
EC_WRITE_U16
(
datagram
->
data
,
config
->
dc_assign_activate
);
EC_WRITE_U16
(
datagram
->
data
,
config
->
dc_assign_activate
);
...
...
This diff is collapsed.
Click to expand it.
Preview
0%
Loading
Try again
or
attach a new file
.
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Save comment
Cancel
Please
register
or
sign in
to comment